

The vector translator for Agilent 93000 SOC test systems


PURPOSE

V2SOC is used to convert IC simulation results from specific CAE systems into functional tests for the Agilent 93000 SOC test system. With V2SOC you can extract pin-configuration, timing, and vector information. V2SOC is constantly being updated. V2SOC supports concurrent test, NP2500, 3G-XS, and compression.

INFORMATION

V2SOC is the fastest and the most efficient translator for Agilent platforms. V2SOC supports translations from the following waveform description languages:

- - VCD
- - EVCD
- - WGL
- - STIL
- - TDL



ATE to Simulation

Simulation to ATE


Agilent 93000 SOC Test System

FEATURES

- - Converts event-based VCD files to cycle-based Agilent 93000 SOC setup files.
- - Support for X modes (x1-x16) and mixed modes.
 - - vector compression up to 5x using existing simulation files.
- - Direct conversion to Agilent 93000 SOC binary vector file.
- - Only translator that supports NP2500 and 3G-XS (x12/x16 modes).
- - Support for multi-ports.
- - Event based CAE capturing.
- - Complex mode (waveform capture capability).
- - Playback to CAE for test program verification.
- - VCD viewer included, WGL viewer (June2005).
- - Creates Agilent 93000 SOC tester ready pin-configuration, timing, and vector files.

333 Cobalt Way
Suite #107
Sunnyvale, CA 94086

Phone: (408)732-8691
Fax : (650)967-6228
www.bcsweb.com



BCS

Berkeley Consulting Services